TRU Science
Science Menu
-
- Bachelor of Science Degree
- Associate of Science Degree
- Post-Baccalaureate Diploma in Applied Data Science
- Pre-Professional Health Sciences
- MSc Environmental Science
- MSc Data Science
- First Nation Applied Lands Management
- Master of Engineering Science
- Basic Drone Pilot License training program
- Advanced Drone Pilot License training program
- Drone GIS training program
- Emergency Response with Drones training program
-
- Biological Sciences
- Architectural and Engineering Technology
- Computing Science
- Programs
- Bachelor of Computing Science (BCS)
- Computing Science Diploma
- Bachelor of Science (Major in Computing Science)
- BCS/BBA Double Degree
- BSc Minor in Computing Science
- BSc in CS and Math Combined Major
- Associate of Science Degree
- University Degree Transfer Programs
- Computer Network and Cybersecurity Diploma
- Future Students
- Computer Science Support Lab
- Research
- Academic Counselling
- Faculty
- About Us
- Contact Us
- Programs
- Engineering
- Mathematics and Statistics
- Natural Resource Science
- Physical Sciences
- Respiratory Therapy
- Veterinary Technology
> TRU Home > Faculty of Science > Departments > Computing Science > Research > 3D Network-on-Chips Modeling and Optimization
Section Menu
-
- Programs
- Bachelor of Computing Science (BCS)
- Computing Science Diploma
- Bachelor of Science (Major in Computing Science)
- BCS/BBA Double Degree
- BSc Minor in Computing Science
- BSc in CS and Math Combined Major
- Associate of Science Degree
- University Degree Transfer Programs
- Computer Network and Cybersecurity Diploma
- Future Students
- Computer Science Support Lab
- Research
- Academic Counselling
- Faculty
- About Us
- Contact Us
- Programs
3D Network-on-Chips Modeling and Optimization
NoC design, synthesis, and implementation
The research group aims at optimizing the design of on-chip interconnects for complex SoC systems. Using bio-inspired optimization algorithms, we study the impact of changing various design parameters on the system performance to find the optimum architecture of the on-chip network. The objectives are to maximize processor speed & system reliability and minimize energy consumption & implementation area.
Group Coordinator: Dr. Haytham El Miligi
Email: helmiligi@tru.ca
Phone: 250-828-5230
